|
|||||||||||||||
FreeRTOS Support ArchiveThe FreeRTOS support forum is used to obtain active support directly from Real Time Engineers Ltd. In return for using our top quality software and services for free, we request you play fair and do your bit to help others too! Sign up to receive notifications of new support topics then help where you can.
Loading
Cortex-M4 privileged modePosted by sterossi84 on July 11, 2014 Hi guys, I'm going to develop an application running under Cortex-M4F processor (STM32F4xx) and FreeRTOS with - most likely - NO MPU support. My question is the following: The application tasks that are created using FreeRTOS runs in Cortex-M4 privileged mode so they can access NVIC registers or not? The application will run a time-critical ISR that will have a priority greater than configMAXSYSCALLINTERRUPTPRIORITY so it's not maskable by kernel. An application task is in charge to enable/disable/mask this ISR and my wish is to use NVICEnableIRQ - NVIC_DisableIRQ to manage these operations. To do so it's fundamental that software task run in privileged mode (nPRIV bit of CONTROL core register = 0) because in un-privileged mode task cannot access NVIC registers. Thanks in advance for your support. Cortex-M4 privileged modePosted by davedoors on July 11, 2014 Most FreeRTOS applications run without the MPU so tasks run will full privilege. You won't have a problem. Cortex-M4 privileged modePosted by sterossi84 on July 11, 2014 Ok. Glad to know that things works in this way. Thanks a lot for your answer Mr Dave =)
Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.
|
|||||||||||||||
NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.
Meet Richard Barry and learn about running FreeRTOS on RISC-V at FOSDEM 2019
Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.
View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.
FreeRTOS and other embedded software careers at AWS.
